

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
21 February 2002 (21.02.2002)

PCT

(10) International Publication Number  
**WO 02/15233 A2**



- (51) International Patent Classification<sup>7</sup>: **H01L**
- (21) International Application Number: **PCT/US01/25150**
- (22) International Filing Date: 10 August 2001 (10.08.2001)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:  
09/636,484 10 August 2000 (10.08.2000) US
- (71) Applicant and  
(72) Inventor: **WALTER, Walter, David, IV [US/US]**; 300 First St. N.E., Rochester, MN 55906 (US).
- (74) Agents: **BRADDOCK, Christopher, T. et al.**; 217 East Seventh Avenue, Denver, CO 80203 (US).
- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

— without international search report and to be republished upon receipt of that report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: INTEGRATED TRANSISTOR DEVICES



**WO 02/15233 A2**

(57) Abstract: A self-aligned enhancement mode metal-oxide-compound semiconductor field effect transistor (10) includes a lower oxide layer that is a mixture of Ga<sub>2</sub>O, Ga<sub>2</sub>O<sub>3</sub>, and other gallium oxide compounds (30), and a second insulating layer that is positioned immediately on top of the gallium oxygen layer together positioned on upper surface (14) of a III-V compound semiconductor wafer structure (13). Together the lower gallium oxide compound layer and the second insulating layer form a gallium oxide gate insulating structure. The gallium oxide gate insulating structure and underlying compound semiconductor gallium arsenide layer (15) meet at an atomically abrupt interface at the surface of with the compound semiconductor wafer structure (14). The initial essentially gallium oxygen layer serves to passivate and protect the underlying compound semiconductor surface from the second insulating oxide layer. A refractory metal gate electrode layer (17) is positioned on upper surface (18) of the second insulating oxide layer. The refractory metal is stable on the second insulating oxide layer at elevated temperature. Self-aligned source and drain areas, and source and drain contacts (19, 20) are positioned on the source and drain areas (21, 22) of the device. Multiple devices are then positioned in proximity and the appropriate interconnection metal layers and insulators are utilized in concert with other passive circuit elements to form a integrated circuit structure.

**Integrated Transistor Devices****FIELD OF THE INVENTION**

The present invention pertains to low power and high speed integrated circuits in the  
5 compound semiconductor field utilizing field effect transistors and more specifically  
complementary field effect transistors used in concert including enhancement mode self-  
aligned metal-oxide-compound semiconductor transistors and depletion mode self-aligned  
metal-oxide-compound semiconductor transistors and methods of materials growth and  
fabrication of said structures and the ultra large scale integration of said transistors.

10

**BACKGROUND OF THE INVENTION**

The gallium arsenide and indium phosphide integrated circuit industry has been  
limited without a technology that simultaneously allows the integration of complementary  
field effect transistor devices and transistors with low gate leakage currents. In contrast to  
15 silicon technology that has a very mature and useful complementary metal oxide  
semiconductor (CMOS) technology. Field effect transistor (FETs) widely used in the III-V  
semiconductor industry employ metal gates and Schottky gate contacts that have  
quiescent-state leakage currents exceeding many microamps. The use of metal gates in  
compound semiconductor technology further results in individual transistors and integrated  
20 circuits that have excessively high power dissipation, reduced transconductance, reduced  
logic swing and the inability to operate on a single power supply, and generally limited  
performance characteristics. The high magnitude of the quiescent leakage current limits the  
maximum integration of GaAs devices to circuits of several hundred thousand transistors for  
those skilled in the art. In contrast, the simultaneous integration of many millions of  
25 transistors is possible at high integration densities using silicon CMOS technology. These

ultra high integration densities and levels cannot be obtained using metal, Schottky-style gates that are not insulated in compound semiconductor FETs. Thus Si CMOS technology offers significant advantages in terms of individual gate leakage, circuit integration level and cost.

5        However when compared to silicon, complementary GaAs and InP circuit technology exhibits faster and more optimized speed/power performance and efficiency at a low supply voltage of 1V and below. The market acceptance of these GaAs and InP integrated circuit technologies remains low because of the lack of ability to demonstrate high integration densities with low amounts of operating power. Thus, silicon CMOS dominates the field of  
10      digital integrated circuitry and neither GaAs nor InP technologies can successfully penetrate this market.

What is needed are new and improved compound semiconductor field effect transistors (FET). What is also needed are new and improved compound semiconductor FETs using metal-oxide-semiconductor junctions (MOSFET). What is also needed are new and  
15      improved compound semiconductor MOSFETs using a self-aligned gate structure. What is also needed are new and improved self-aligned compound semiconductor MOSFETs using enhancement mode and depletion mode operation. What is also needed are new and improved self-aligned compound semiconductor MOSFETs with stable and reliable device operation.  
What is also needed are new and improved self-aligned compound semiconductor MOSFETs  
20      which enable optimum compound semiconductor device performance. What is also needed are new and improved self-aligned compound semiconductor MOSFETs with optimum efficiency and output power for RF and microwave applications. What is also needed are new and improved self-aligned compound semiconductor MOSFETs for use in complementary circuits and architectures. What is also needed are new and improved self-aligned compound  
25      semiconductor MOSFETs for low power/high performance complementary circuits and

architectures. What is also needed are new and improved self-aligned compound semiconductor MOSFETs which offer the design flexibility of complementary architectures. What is also needed are new and improved self-aligned compound semiconductor MOSFETs which keep interconnection delays in ultra large scale integration under control. What is 5 needed are new and useful complementary integrated circuits where each individual transistor has a leakage current approaching  $10^{-12}$  amp. What is needed is a truly useful integrated circuit technology for GaAs and InP that allows for the useful and economical operation of ULSI digital integrated circuits in compound semiconductors. What is needed are new and improved compound semiconductor MOSFET integrated circuits with very low net power 10 dissipation. What is needed are new and improved compound semiconductor MOSFET devices with low gate leakage currents that may be integrated together to form ultra large scale integrated circuits that include millions of transistors. What is needed are new and improved complementary MOSFET devices and circuits in compound semiconductors that allow the direct use, transfer and application of silicon CMOS design that already exists in the 15 art.

What is also needed are new and improved methods of fabrication of self-aligned compound semiconductor MOSFETs. What is also needed is new and improved methods of fabrication of self-aligned compound semiconductor MOSFETs which are compatible with established complementary GaAs heterostructure FETs technologies. What is also needed 20 are new and improved compound semiconductor MOSFETs which are relatively easy to fabricate and use.

#### BRIEF DESCRIPTION OF THE DRAWINGS

25 A more complete understanding of the present invention may be derived by referring to the

detailed description and claims when considered in connection with the figures, wherein like reference numbers refer to similar items throughout the figures, and:

FIG. 1 is simplified cross sectional view of a self-aligned enhancement mode compound

- 5 semiconductor MOSFET in accordance with a preferred embodiment of the present invention;

FIG. 2 is a simplified flow chart illustrating a method of manufacturing a self-aligned enhancement mode compound semiconductor MOSFET in accordance with a preferred embodiment of the present invention.

- 10 The exemplification set out herein illustrates a preferred embodiment of the invention in one form thereof, and such exemplification is not intended to be construed as limiting in any manner.

#### DETAILED DESCRIPTION OF THE DRAWINGS

15

- The present invention provides, among other things, a self-aligned enhancement mode metal-oxide-compound semiconductor FET. The FET includes a gallium oxygen insulating structure that is composed of at least two distinct layers. The first layer is most preferably more than 10 angstroms thick but less than 25 angstroms in thickness and composed
- 20 substantially of gallium oxygen compounds including but not limited to stoichiometric  $\text{Ga}_2\text{O}_3$  and  $\text{Ga}_2\text{O}$ , and possibly a lesser fraction of other gallium oxygen compounds. The upper insulating layer in the gallium oxide insulating structure is composed of an insulator that does not intermix with the underlying gallium oxygen insulating structure. This upper layer must possess excellent insulating qualities, and is most typically composed of gallium oxygen and
- 25 a third rare earth element that together form a ternary insulating material. Therefore the entire

gallium oxide rare earth gate insulator structure is composed of at least two layers and may contain a third intermediate graded layers that consists of a mixture of the upper insulating material and the gallium oxygen compounds that compose the initial layer. Together the initial gallium oxygen layer, any intermediate graded layer and the top insulating region form

5 both a gallium oxide insulating structure and the gate insulator region of a metal-oxide-compound semiconductor field effect transistor. The initial substantially gallium oxygen layer forms an atomically abrupt interface with the top layer of the compound semiconductor wafer structure, and does not introduce midgap surface states into the compound semiconductor material. A refractory metal gate electrode is preferably positioned on the

10 upper surface of the gate insulator structure layer. The refractory metal is stable on the gate insulator structure layer at elevated temperature. Self-aligned source and drain areas, and source and drain contacts are positioned on the source and drain areas. In all embodiments preferred and otherwise, the metal-oxide-compound semiconductor transistor includes multi-layer gate insulator structure including an initial gallium oxygen layer, intermediate transition

15 layer, and upper insulating layer of 30-250 angstroms in thickness positioned on upper surface of a compound semiconductor heterostructure that form the gate insulator structure.

The preferred embodiment also comprises a compound semiconductor heterostructure including a GaAs,  $\text{Al}_x \text{Ga}_{1-x}\text{As}$  and  $\text{In}_y \text{Ga}_{1-y}\text{As}$  layers with or without n-type and/or p-type charge supplying layers which are grown on a compound semiconductor substrate, a

20 refractory metal gate of W, WN, or WSi, self aligned donor (n-channel FET) or acceptor (p-channel FET) implants, and source and drain ohmic contacts. In another preferred embodiment, the compound semiconductor heterostructure comprises an  $\text{In}_y\text{Ga}_{1-y}\text{As}$ ,  $\text{Al}_x\text{In}_{1-x}\text{As}$ , and InP compound semiconductor heterostructure and n-type and/or p-type charge supplying layers which are grown on an InP substrate, and a refractory metal gate of W, WN,

or WSi, self aligned donor (n-channel FET) or acceptor (p-channel FET) implants, and source and drain ohmic contacts.

FIG. 1 is simplified cross sectional view of a self-aligned enhancement mode compound semiconductor MOSFET in accordance with a preferred embodiment of the present invention. Device 10 includes a compound semiconductor material, such as any III-V material employed in any semiconductor device, represented herein by a III-V semiconductor substrate 11 and a compound semiconductor epitaxial layer structure 12. For the purpose of this disclosure, the substrate 11 and any epitaxial layer structure 12 formed thereon will be referred to simply as a compound semiconductor wafer structure which in FIG. 1 is designated 13. Methods of fabricating semiconductor wafer structure 13 include, but are not limited to, molecular beam epitaxy (MBE) and metal organic chemical vapor deposition (MOCVD). It will of course be understood that in some specific applications, there may be no epitaxial layers present and upper surface of top layer 15 may simply be the upper surface of substrate 11.

Device 10 further comprises a gate insulator structures (30) that includes at least two or more layers. The first layer of the gate insulator structure (31) is composed entirely of gallium oxide compounds and is directly adjacent to and deposited upon the compound semiconductor structure. The second layer of the gate insulator structure (32) is composed of a compound of gallium, oxygen, and one or more rare earth elements from the periodic table. The initial gallium oxygen layer (31) forms an atomically abrupt interface 14 with the upper surface of top layer 15, the top layer of the compound semiconductor structure. A refractory metal gate electrode 17 which is stable in the presence of top insulating material at elevated temperature is positioned on upper surface 18 of the gate insulator structure. Dielectric spacers 26 are positioned to cover the sidewalls of metal gate electrode 17. Source and drain

contacts 19 and 20 are deposited on self-aligned source and drain areas 21 and 22, respectively.

In a specific embodiment, the compound semiconductor epitaxial layer structure consists of a <11 angstrom GaAs top layer (15), a <101 angstrom  $\text{Al}_x\text{Ga}_{1-x}\text{As}$  spacer layer (23), a <251 angstrom  $\text{In}_y\text{Ga}_{1-y}\text{As}$  channel layer (24), and a GaAs buffer layer (25) grown on a GaAs substrate (11). Top GaAs layer (15) is used to form an atomically abrupt layer with the gate insulator structure with an abrupt interface with low defect density.

As a simplified example of fabricating a self-aligned enhancement mode compound semiconductor MOSFET in accordance with a preferred embodiment of the present invention, a III-V compound semiconductor wafer structure 13 with an atomically ordered and chemically clean upper surface of top layer 15 is prepared in an ultra-high vacuum semiconductor growth chamber and transferred via a ultra high vacuum transfer chamber to a second ultra high vacuum oxide and insulator deposition chamber. The initial gallium oxygen layer (31) is deposited on upper compound semiconductor surface layer 15 using thermal evaporation from a high purity  $\text{Ga}_2\text{O}_3$  source or from crystalline gadolinium gallium garnet,  $\text{Ga}_3\text{Gd}_5\text{O}_{12}$ . This initial gallium oxygen layer is deposited while holding the substrate temperature of the compound semiconductor structure at <580°C, and most preferably at a substrate temperature <495°C. After the deposition of approximately 18 angstroms of gallium oxygen compounds in the insulator deposition chamber over a 5 to 8 minute period of time, deposition of the second insulator layer is initiated. The deposition of the second insulator layer starts by directing the flux from a low power oxygen plasma source into the ultra high vacuum system such that the oxygen plasma effluent and species are largely directed toward and impinging upon said compound semiconductor structure with initial gallium oxygen layer. The flux from the oxygen plasma source should be directed at the surface for between 2-5 seconds, subsequently followed by the co-evaporation of gallium oxygen compounds

from Ga<sub>2</sub>O<sub>3</sub> and a second thermal evaporation source that contains a rare-earth element. The flux beams from the oxygen source, Ga<sub>2</sub>O<sub>3</sub> and rare-earth evaporation source thermal evaporation sources are carefully balanced to provide a ternary insulator layer on top of the initial gallium oxygen layer on said compound semiconductor structure. As the deposition of  
5 the second ternary insulator layer is initiated, the substrate temperature is simultaneously adjusted to provide an optimized substrate temperature for the deposition of this layer. In this example the substrate temperature required to deposit the gallium+oxygen+rare earth layer is <530°C. The deposition of this second insulator layer proceeds until the total insulator thickness of 200-250 angstroms is achieved. Shutters and valves are utilized to stop the  
10 deposition of the ternary gallium+oxygen+rare earth layer upon the deposition of the required thickness of the insulator layer. The substrate temperature is cooled in-vacuum to approximately 200°C, and the deposition of a refractory metal which is stable and does not interdiffuse with on the top layer of the gate insulator structure at elevated temperature such as WSi or WN is deposited on upper surface 18 of oxide layer 32 and subsequently patterned  
15 using standard lithography. The refractory metal layer is etched until oxide layer 31 is exposed using a refractory metal etching technique such as a fluorine based dry etching process. The refractory metal etching procedure does not etch the oxide layer 31, thus, oxide layer 31 functions as an etch stop layer such that upper surface of top layer 15 remains protected by oxide layer 31. All processing steps are performed using low damage plasma  
20 processing. Self-aligned source and drain areas 21 and 22, respectively are realized by ion implantation of Si (n-channel device) and Be/F or C/F (p-channel device) using the refractory metal gate electrode 17 and the dielectric spacers 26 as implantation masks. Such ion implantation schemes are compatible with standard processing of complementary compound semiconductor heterostructure FET technologies and are well known to those skilled in the  
25 art. The implants are activated at 700-900°C using rapid thermal annealing in an ultra high

vacuum environment such that degradation of the interface 16 established between top layer 15 and oxide layer 31 is completely excluded. Finally, ohmic source and drain contacts 19 and 20 are deposited on the self-aligned source and drain areas 21 and 22, respectively. The devices may then be interconnected using the standard methods to those skilled in the art of integrated microelectronics and integrated circuit manufacture.

FIG. 2 is a simplified flow chart illustrating a method of manufacturing a self-aligned enhancement mode compound semiconductor MOSFET in accordance with a preferred embodiment of the present invention. In step 102, a compound semiconductor wafer structure is produced using standard epitaxial growth methods in the art. In step 103, a layer consisting of gallium oxygen compounds including but not limited to  $\text{Ga}_2\text{O}_3$  and  $\text{Ga}_2\text{O}$  is deposited on upper surface of said compound semiconductor wafer structure. In step 104, an insulating layer of gallium oxygen and one or more rare earth elements is deposited on the upper surface of the initial gallium oxygen compound layer. The gallium oxide gate insulator structure is formed in steps 104 and 105. In step 106, a stable refractory gate metal is positioned on upper surface of said gate insulator structure. In step 108, source and drain ion implants are provided self-aligned to the gate electrode. In step 110, source and drain ohmic contacts are positioned on ion implanted source and drain areas.

In a preferred embodiment, step 100 provides a compound semiconductor substrate such as GaAs or InP. Step 102 includes the preparation and epitaxial growth of an atomically ordered and chemically clean upper surface of the compound semiconductor wafer structure. Step 103 preferably comprises thermal evaporation from a purified and crystalline gadolinium gallium garnet or  $\text{Ga}_2\text{O}_3$  source on an atomically ordered and chemically clean upper surface of the compound semiconductor wafer structure. Step 104 comprises the formation of a gallium+oxygen+rare earth elemental insulating layer formed through the simultaneous vacuum evaporation of gallium oxygen species and at least one rare earth

element such as Gadolinium with the simultaneous oxidation using the effluent of an oxygen gas plasma source directed in simultaneous combination with other thermal evaporation sources toward substrate 100. The initial gallium oxygen compound layer of the gate insulator structure preferably functions as an etch stop layer such that the upper surface of the 5 compound semiconductor wafer structure remains protected by the gate oxide during and after gate metal etching. The refractory gate metal desirably does not react with or diffuse into the gate oxide layer during high temperature annealing of the self-aligned source and drain ion implants. The quality of the interface formed by the gate oxide layer and the upper surface of the compound semiconductor structure is desirably preserved during high 10 temperature annealing of the self-aligned source and drain ion implants. The self-aligned source and drain implants are desirably annealed at approximately 700°C in an ultra high vacuum environment. The self-aligned source and drain implants are desirably realized by positioning dielectric spacers on the sidewalls of the refractory gate metal.

Thus, new and improved compound semiconductor devices and methods of 15 fabrication are disclosed. The new and improved self-aligned enhancement mode metal-oxide-compound semiconductor heterostructure field effect transistors enable stable and reliable device operation, provide optimum compound semiconductor device performance for low power/high performance complementary circuits and architectures, keep interconnection delay in ULSI under control, and provide optimum efficiency and output power for RF and 20 microwave applications as well as for digital integrated circuits that require very high integration densities.

These improvements essentially solve or overcome the problems of the prior art, such as high gate leakage in compound semiconductor FET devices, low integration densities, dc electrical instability, and electrical hysteresis, and therefore provide a highly useful invention. 25 While we have shown and described specific embodiments of the present invention, further

modifications and improvements will occur to those skilled in the art. We desire it to be understood, therefore, that this invention is not limited to the particular forms shown and we intend in the appended claims to cover all modifications that do not depart from the spirit and scope of this invention.

What is claimed:

1. An enhancement mode metal-oxide-compound semiconductor field effect transistor comprising:
  - a compound semiconductor wafer structure having an upper surface;
  - 5 a layer composed of the compounds of gallium and oxygen including but not limited to mixtures of  $\text{Ga}_2\text{O}_3$ ,  $\text{Ga}_2\text{O}$  and other gallium oxygen compounds positioned on upper surface of said compound semiconductor wafer structure;
  - a second insulating layer composed of the compounds of gallium and oxygen and at least one or more rare earth elements that form an insulating layer deposited on top of the initial
  - 10 supporting gallium oxygen layer, with said first and second layers forming a gate insulator structure adjacent to and on top of the compound semiconductor structure;
  - a stable refractory metal gate electrode positioned on upper surface of said gate insulator structure layers;
  - source and drain ion implants self-aligned to the gate electrode; and
- 15 source and drain ohmic contacts positioned on ion implanted source and drain areas; wherein the refractory metal gate electrode comprises a refractory metal selected from the group consisting of W, WN or WSi or combinations thereof;
- means of interconnection of said transistors forming a monolithically integrated circuit.
2. An enhancement mode metal-oxide-compound semiconductor field effect transistor as claimed in claim 1 wherein the initial layer of gallium oxygen compounds forms an atomically abrupt interface with the upper surface of the compound semiconductor wafer structure.
3. An enhancement mode metal-oxide-compound semiconductor field effect transistor as claimed in claim 1 wherein the gate insulator structure is composed of three layers, an initial
- 25 gallium oxygen compound layer, a graded layer that contains varying compositions of

- gallium oxygen and at least one rare-earth element, and a third insulator layer that is composed largely of a compound of gallium, oxygen and one or more rare earth elements.
4. An enhancement mode metal-oxide-compound semiconductor field effect transistor as claimed in claim 1 wherein the gate insulator structure is composed of more than three multiple layers, an initial gallium oxygen compound layer, and multiple layers containing gallium and oxygen with or without the inclusion of one or more rare earth elements that together form an insulating gallium oxide gate insulator structure.
5. An enhancement mode metal-oxide-compound semiconductor field effect transistor as claimed in claim 1 wherein the initial gallium oxygen compound layer has a thickness of more than 10 angstroms and less than 25 angstroms.
- 10 6. An enhancement mode metal-oxide-compound semiconductor field effect transistor as claimed in claim 1 wherein the gate insulator structure has an overall total thickness of 20-300 angstroms.
7. An enhancement mode metal-oxide-compound semiconductor field effect transistor as claimed in claim 1 wherein the initial gallium oxygen compound layer forms an atomically abrupt interface with the compound semiconductor structure that extend less than four atomic layers in depth of structural interface modulation.
- 15 8. An enhancement mode metal-oxide-compound semiconductor field effect transistor as claimed in claim 1 wherein the initial gallium and oxygen compound layer and the gate insulator structure protects the upper surface of the compound semiconductor wafer structure.
- 20 9. An enhancement mode metal-oxide-compound semiconductor field effect transistor as claimed in claim 1 wherein the refractory metal gate electrode comprises a refractory metal which is stable in presence of the top layer of the gate insulator structure at an elevated temperature of 700°C and above.
- 25 10. An enhancement mode metal-oxide-compound semiconductor field effect transistor as

claimed in claim 1 wherein the source and drain ion implants comprising said enhancement mode metal-oxide-compound semiconductor field effect transistor being an n-channel device or p-channel device.

11. An enhancement mode metal-oxide-compound semiconductor field effect transistor as

5 claimed in claim 1 wherein the source and drain ion implants comprise and Be/F or C/F, said enhancement mode metal-oxide-compound semiconductor field effect transistor being a p-channel device.

12. An enhancement mode metal-oxide-compound semiconductor field effect transistor as

claimed in claim 1 wherein the upper surface of the compound semiconductor wafer structure  
10 comprises GaAs.

13. An enhancement mode metal-oxide-compound semiconductor field effect transistor as

claimed in claim 1 wherein the upper surface of the compound semiconductor wafer structure comprises  $In_xGa_{1-x}As$ .

14. An enhancement mode metal-oxide-compound semiconductor field effect transistor

15 comprising:

a compound semiconductor wafer structure having an upper surface;

a layer composed of the compounds of gallium and oxygen compounds including but not limited to mixtures of  $Ga_2O_3$ ,  $Ga_2O$  and other gallium oxygen compounds positioned on upper surface of said compound semiconductor wafer structure;

20 a second insulating layer deposited upon the first composed of the compounds of gallium and oxygen and at least one or more rare earth elements such that the normalized relative composition of gallium, oxygen, and one or more rare earth elements are changing in a monotonic manner as a function of the thickness within said insulating layer;

a third insulating layer deposited on top of said second layer composed of gallium oxygen

25 and at least one or more rare earth elements wherein said first, second and third layers form a

gate insulator structure adjacent to and deposited on top of the compound semiconductor structure;

a stable refractory metal gate electrode positioned on upper surface of said gate insulator structure layers;

5 source and drain ion implants self-aligned to the gate electrode; and

source and drain ohmic contacts positioned on ion implanted source and drain areas;

wherein the refractory metal gate electrode comprises a refractory metal selected from the group consisting of W, WN or WSi or combinations thereof;

means of interconnection of said transistors forming a monolithic integrated circuit.

10 15. An enhancement mode metal-oxide-compound semiconductor field effect transistor as claimed in claim 14 wherein the initial layer of gallium oxygen compounds forms an atomically abrupt interface with the upper surface of the compound semiconductor wafer structure.

15 16. An enhancement mode metal-oxide-compound semiconductor field effect transistor as claimed in claim 14 wherein the gate insulator structure is composed of three or more layers, an initial gallium oxygen compound layer, a graded layer that contains varying compositions of gallium oxygen and at least one rare-earth element, and a third insulator layer that is composed largely of a compound of gallium, oxygen and one or more rare earth elements.

20 17. An enhancement mode metal-oxide-compound semiconductor field effect transistor as claimed in claim 14 wherein the initial gallium oxygen compound layer has a thickness of more than 10 angstroms and less than 25 angstroms.

18. An enhancement mode metal-oxide-compound semiconductor field effect transistor as claimed in claim 14 wherein the gate insulator structure has an overall total thickness of 20-300 angstroms.

19. An enhancement mode metal-oxide-compound semiconductor field effect transistor as claimed in claim 14 wherein the initial gallium oxygen compound layer forms an atomically abrupt interface with the compound semiconductor structure that extend less than four atomic layers in depth of modulation of said interface.
- 5 20. An enhancement mode metal-oxide-compound semiconductor field effect transistor as claimed in claim 14 wherein the initial gallium and oxygen compound layer and the gate insulator structure protects the upper surface of the compound semiconductor wafer structure.
21. An enhancement mode metal-oxide-compound semiconductor field effect transistor as claimed in claim 14 wherein the refractory metal gate electrode comprises a refractory metal which is stable in presence of the top layer of the gate insulator structure at an elevated temperature of 700°C and above.
- 10 22. An enhancement mode metal-oxide-compound semiconductor field effect transistor as claimed in claim 14 wherein the source and drain ion implants comprising said enhancement mode metal-oxide-compound semiconductor field effect transistor being an n-channel device.
- 15 23. An enhancement mode metal-oxide-compound semiconductor field effect transistor as claimed in claim 14 wherein the source and drain ion implants comprise and Be/F and C/F, said enhancement mode metal-oxide-compound semiconductor field effect transistor being a p-channel device.
24. An enhancement mode metal-oxide-compound semiconductor field effect transistor as claimed in claim 14 wherein the upper surface of the compound semiconductor wafer structure comprises GaAs.
- 20 25. An enhancement mode metal-oxide-compound semiconductor field effect transistor as claimed in claim 14 wherein the upper surface of the compound semiconductor wafer structure comprises  $In_xGa_{1-x}As$ .

26. An enhancement mode metal-oxide-compound semiconductor field effect transistor

comprising:

a compound semiconductor wafer structure having an upper surface;

a multilayer gate insulator structure composed of alternating layers comprised of gallium,

5 oxygen, at least one rare-earth element forming a gate insulator with low electronic midgap

defect density positioned on upper surface of said compound semiconductor wafer structure;

a stable refractory metal gate electrode positioned on upper surface of said gate insulator structure layer;

source and drain ion implants self-aligned to the gate electrode; and

10 source and drain ohmic contacts positioned on ion implanted source and drain areas,

wherein dielectric spacers are positioned on sidewalls of the stable refractory gate metal electrode.

27. An enhancement mode metal-oxide-compound semiconductor field effect transistor

comprising:

15 a compound semiconductor wafer structure having an upper surface;

a gate insulator structure positioned on upper surface of said compound semiconductor wafer structure;

a stable refractory metal gate electrode positioned on upper surface of said gate insulator structure;

20 source and drain ion implants self-aligned to the gate electrode; and

source and drain ohmic contacts positioned on ion implanted source and drain areas,

wherein the compound semiconductor wafer structure comprises a wider band gap spacer layer and a narrower band gap channel layer.

28. An enhancement mode metal-oxide-compound semiconductor field effect transistor as

25 claimed in claim 27 wherein the wider band gap spacer layer is positioned between the gate

oxide layer and the narrower band gap channel layer.

29. An enhancement mode metal-oxide-compound semiconductor field effect transistor as claimed in claim 27 wherein the wider band gap spacer layer has a thickness of between 3-200 angstroms

5 30. An enhancement mode metal-oxide-compound semiconductor field effect transistor as claimed in claim 27 wherein the wider band gap spacer layer comprises either  $\text{Al}_x\text{Ga}_{1-x}\text{As}$ ,  $\text{InP}$ , or  $\text{In}_z\text{Ga}_{1-z}\text{P}$  or a combination thereof.

31. An enhancement mode metal-oxide-compound semiconductor field effect transistor as claimed in claim 27 wherein the narrower band gap channel layer has a thickness of 10-300  
10 angstroms.

32. An enhancement mode metal-oxide-compound semiconductor field effect transistor as claimed in claim 27 wherein the narrower band gap channel layer is positioned between the wider band gap spacer layer and a buffer layer.

33. An enhancement mode metal-oxide-compound semiconductor field effect transistor as claimed in claim 27 wherein the narrower band gap channel layer comprises  $\text{In}_y\text{Ga}_{1-y}\text{As}$ .

34. An enhancement mode metal-oxide-compound semiconductor field effect transistor comprising:

a compound semiconductor wafer structure having an upper surface;

a gate insulator structure positioned on upper surface of said compound semiconductor wafer  
20 structure;

a stable refractory metal gate electrode positioned on upper surface of said gate insulator structure layer;

source and drain ion implants self-aligned to the gate electrode; and

source and drain ohmic contacts positioned on ion implanted source and drain areas,

wherein the compound semiconductor wafer structure comprises a  $\text{Al}_x\text{Ga}_{1-x}\text{As}$ ,  $\text{In}_y\text{Ga}_{1-y}\text{As}$ ,  
InP, or  $\text{In}_z\text{Ga}_{1-z}\text{P}$  layer, said layer being positioned on upper surface of a compound  
semiconductor substrate.

35. An enhancement mode metal-oxide-compound semiconductor field effect transistor as  
5 claimed in claim 34 wherein the compound semiconductor substrate includes a GaAs based  
semiconductor wafer.
36. An enhancement mode metal-oxide-compound semiconductor field effect transistor as  
claimed in claim 34 wherein the compound semiconductor substrate includes a InP based  
semiconductor wafer.
- 10 37. An enhancement mode metal-oxide-compound semiconductor field effect transistor as  
claimed in claim 1, 13, 26, and 33 that may be integrated together with similar and  
complementary transistor devices to form complementary metal-oxide compound  
semiconductor integrated circuits.


10

Figure 1




Figure 2

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
21 February 2002 (21.02.2002)

PCT

(10) International Publication Number  
**WO 02/15233 A3**

(51) International Patent Classification<sup>7</sup>: **H01L 31/0328.**  
31/0336, 31/072, 31/109

CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH,  
GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC,  
LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW,  
MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK,  
SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA,  
ZW.

(21) International Application Number: PCT/US01/25150

(22) International Filing Date: 10 August 2001 (10.08.2001)

(25) Filing Language: English

(84) Designated States (regional): ARIPO patent (GH, GM,  
KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW). Eurasian  
patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European  
patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE,  
IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF,  
CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD,  
TG).

(26) Publication Language: English

(30) Priority Data:  
09/636,484 10 August 2000 (10.08.2000) US

(71) Applicant and  
(72) Inventor: BRADDOCK, Walter David IV [US/US]; 300  
First St. N.E., Rochester, MN 55906 (US).

Published:

— with international search report


(74) Agents: BRADDOCK, Christopher, T. et al.; 217 East  
Seventh Avenue, Denver, CO 80203 (US).

(88) Date of publication of the international search report:  
27 June 2002

(81) Designated States (national): AE, AG, AL, AM, AT, AU,  
AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU,

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: INTEGRATED TRANSISTOR DEVICES



**WO 02/15233 A3**

(57) Abstract: A self-aligned enhancement mode metal-oxide-compound semiconductor field effect transistor (10) includes a lower oxide layer that is a mixture of Ga<sub>2</sub>O, Ga<sub>2</sub>O<sub>3</sub>, and other gallium oxide compounds (30), and a second insulating layer that is positioned immediately on top of the gallium oxygen layer together positioned on upper surface (14) of a III-V compound semiconductor wafer structure (13). Together the lower gallium oxide compound layer and the second insulating layer form a gallium oxide gate insulating structure. The gallium oxide gate insulating structure and underlying compound semiconductor gallium arsenide layer (15) meet at an atomically abrupt interface at the surface of with the compound semiconductor wafer structure (14). The initial essentially gallium oxygen layer serves to passivate and protect the underlying compound semiconductor surface from the second insulating oxide layer. A refractory metal gate electrode layer (17) is positioned on upper surface (18) of the second insulating oxide layer. The refractory metal is stable on the second insulating oxide layer at elevated temperature. Self-aligned source and drain areas, and source and drain contacts (19, 20) are positioned on the source and drain areas (21, 22) of the device. Multiple devices are then positioned in proximity and the appropriate interconnection metal layers and insulators are utilized in concert with other passive circuit elements to form a integrated circuit structure.

**INTERNATIONAL SEARCH REPORT**

International application No.

PCT/US01/25150

**A. CLASSIFICATION OF SUBJECT MATTER**

IPC(7) : H01L 31/0328, 31/0336, 31/072, 31/109  
 US CL : 257/192, 392, 410, 411, 631; 438/216, 261, 285, 421, 591, 590, 595

According to International Patent Classification (IPC) or to both national classification and IPC

**B. FIELDS SEARCHED**

Minimum documentation searched (classification system followed by classification symbols)  
 U.S. : 257/192, 392, 410, 411, 631; 438/216, 261, 285, 421, 591, 590, 595

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched  
 NONE

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)  
 Please See Continuation Sheet

**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 5,945,718 A (PASSLACK et al) 31 August 1999 (31.08.1999), Figure 1.	27-37
---		-----
A		1-26
A	US 5,665,658 A (PASSLACK) 09 September 1997 (09.09.1997), Figure 5.	1-26

Further documents are listed in the continuation of Box C.

See patent family annex.

Special categories of cited documents:	"T"	later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"A" document defining the general state of the art which is not considered to be of particular relevance	"X"	document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
"E" earlier application or patent published on or after the international filing date	"Y"	document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	"&"	document member of the same patent family
"O" document referring to an oral disclosure, use, exhibition or other means		
"P" document published prior to the international filing date but later than the priority date claimed		

Date of the actual completion of the international search

02 March 2002 (02.03.2002)

Date of mailing of the international search report

04 APR 2002

Name and mailing address of the ISA/US

Commissioner of Patents and Trademarks  
 Box PCT  
 Washington, D.C. 20231

Facsimile No. (703) 305-3230

Authorized officer

DONGHEE KANG

Telephone No. (703) 308-0956

*Rene Rector*

**INTERNATIONAL SEARCH REPORT**

International application No.

PCT/US01/25150

**Box I Observations where certain claims were found unsearchable (Continuation of Item 1 of first sheet)**

This international report has not been established in respect of certain claims under Article 17(2)(a) for the following reasons:

1.  Claim Nos.:  
because they relate to subject matter not required to be searched by this Authority, namely:
  
2.  Claim Nos.:  
because they relate to parts of the international application that do not comply with the prescribed requirements to such an extent that no meaningful international search can be carried out, specifically:
  
3.  Claim Nos.: 37  
because they are dependent claims and are not drafted in accordance with the second and third sentences of Rule 6.4(a).

**Box II Observations where unity of invention is lacking (Continuation of Item 2 of first sheet)**

This International Searching Authority found multiple inventions in this international application, as follows:

1.  As all required additional search fees were timely paid by the applicant, this international search report covers all searchable claims.
2.  As all searchable claims could be searched without effort justifying an additional fee, this Authority did not invite payment of any additional fee.
3.  As only some of the required additional search fees were timely paid by the applicant, this international search report covers only those claims for which fees were paid, specifically claims Nos.:
  
4.  No required additional search fees were timely paid by the applicant. Consequently, this international search report is restricted to the invention first mentioned in the claims; it is covered by claims Nos.:

**Remark on Protest**  

The additional search fees were accompanied by the applicant's protest.

No protest accompanied the payment of additional search fees.

**INTERNATIONAL SEARCH REPORT**

International application No.

PCT/US01/25150

**Continuation of B. FIELDS SEARCHED Item 3:**  
JPO, EPO, DEW, USPTO  
search term: gallium and gallium oxide